| commit | b6c1060ddc6fedcd398e76f7e940baa7f98cdf67 | [log] [tgz] |
|---|---|---|
| author | Mariano Alvira <mar@devl.org> | Sun May 23 21:34:41 2021 -0600 |
| committer | Mariano Alvira <mar@devl.org> | Sun May 23 21:34:41 2021 -0600 |
| tree | 6c054756eb3e634d14fbd0537a255411f044d7f7 | |
| parent | 4464a60146417bbb747032a17e8f22bb6bc539b4 [diff] |
layout complete and passes LVS. turn off parasitics: extract no capacitance, resistance, coupling. extract all.
| :exclamation: Important Note |
|---|
| :warning: | Use this sample project for analog user projects. |
|---|
Refer to README for this sample project documentation.