layout complete and passes LVS. turn off parasitics: extract no capacitance, resistance, coupling. extract all.
| :exclamation: Important Note |
|---|
| :warning: | Use this sample project for analog user projects. |
|---|
Refer to README for this sample project documentation.