Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-038
/
2726fff9028242f3b16a19a8aea1462f75356506
commit
2726fff9028242f3b16a19a8aea1462f75356506
[
log
]
author
Mariano Alvira <mar@devl.org>
Sun May 30 20:01:34 2021 -0600
committer
Mariano Alvira <mar@devl.org>
Sun May 30 20:01:34 2021 -0600
tree
15f7a1130e9060ea0190e8019cb22a03f9d5105e
parent
b486a3bad1d726a406f1d9b4aabac5854a1430ba
[
diff
]
corrected DRC errors. This is DRC clean.
mag/cellA.mag
[
diff
]
mag/sky130_fd_pr__nfet_g5v0d10v5_UDRKLA.mag
[Added -
diff
]
mag/user_analog_project_wrapper.mag
[
diff
]
3 files changed
tree: 15f7a1130e9060ea0190e8019cb22a03f9d5105e
.github/
docs/
mag/
netgen/
openlane/
verilog/
xschem/
caravel
.gitmodules
info.yaml
LICENSE
Makefile
README.md
source.this
README.md
Caravel Analog User
:exclamation: Important Note
Please fill in your project documentation in this README.md file
:warning:
Use this sample project for analog user projects.
Refer to
README
for this sample project documentation.