| commit | e35fe2e36ba5031fed60b68cc720029e34781945 | [log] [tgz] |
|---|---|---|
| author | pwhardy <pwhardy@go.olemiss.edu> | Mon Jul 19 09:06:12 2021 -0500 |
| committer | pwhardy <pwhardy@go.olemiss.edu> | Mon Jul 19 09:06:12 2021 -0500 |
| tree | d686611155bfe4d8bd13e8e3c5cf1d4ef0910dad | |
| parent | 0b0d2d3be9ffee42da88498230afbbb945858c7d [diff] |
Added all files for TopLevelTestStructure and supporting cells, added verilog module and added an instance into user_analog_project_wrapper
| :exclamation: Important Note |
|---|
| :warning: | Use this sample project for analog user projects. |
|---|
Refer to README for this sample project documentation.