Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-002 / slot-036 / 5fc3f757808fa7f216c80aa719fc4b7dc8be0fbd / verilog / dv / Makefile
  1. 340cc4a Update full chip simulation to run from root by manarabdelaty · 4 years ago
  2. b41301c Added top level makefile by manarabdelaty · 4 years ago
  3. 8dbabc1 Update DV Makefiles by manarabdelaty · 4 years ago
  4. 69bd326 Updated DV tests by manarabdelaty · 4 years ago[Renamed from verilog/dv/user_proj_example/Makefile]
  5. d4ec2f0 Example of a full run of user_project_wrapper by Ahmed Ghazy · 4 years ago