Update
diff --git a/verilog/dv/BrqRV_EB1/BrqRV_EB1_tb.v b/verilog/dv/BrqRV_EB1/BrqRV_EB1_tb.v
index 7d7d8d9..26c66ad 100644
--- a/verilog/dv/BrqRV_EB1/BrqRV_EB1_tb.v
+++ b/verilog/dv/BrqRV_EB1/BrqRV_EB1_tb.v
@@ -75,17 +75,20 @@
             wait(mprj_io_0 == 28'h0375F00);
             */
             // Observe Output pins [35:8] for prime_num
-	    wait(mprj_io_0 == 28'd1);
+	    /*wait(mprj_io_0 == 28'd1);
 	    wait(mprj_io_0 == 28'd3);
 	    wait(mprj_io_0 == 28'd5);
     	    wait(mprj_io_0 == 28'd7);
 	    wait(mprj_io_0 == 28'd11);
-            wait(mprj_io_0 == 28'd13);
-	    //wait(mprj_io_0 == 28'h00013B0);
-            //wait(mprj_io_0 == 28'h0009D80);
-	    //wait(mprj_io_0 == 28'h0058980);
-            //wait(mprj_io_0 == 28'h0375F00);
-            $display("MPRJ-IO state = %h ", mprj_io[35:8]);  
+            wait(mprj_io_0 == 28'd13);*/
+            // Observe Output pins [35:8] for multliplication_table
+            wait(mprj_io_0 == 28'd5);
+            wait(mprj_io_0 == 28'd10);
+            wait(mprj_io_0 == 28'd15);
+            wait(mprj_io_0 == 28'd20);
+            wait(mprj_io_0 == 28'd25);
+            wait(mprj_io_0 == 28'd30);
+            $display("MPRJ-IO state = %d ", mprj_io[35:8]);  
 		
 		`ifdef GL
 	    	$display("Monitor: Test 1 Mega-Project IO (GL) Passed");
@@ -121,7 +124,7 @@
 	end
 	
 	always @(mprj_io) begin
-		#1 $display("MPRJ-IO state = %h ", mprj_io[35:8]);
+		#1 $display("MPRJ-IO state = %d ", mprj_io[35:8]);
 	end
 	
 	wire flash_csb;
diff --git a/verilog/rtl/BrqRV_EB1/BrqRV_EB1.sv b/verilog/rtl/BrqRV_EB1/BrqRV_EB1.sv
index 321d707..ba95911 100644
--- a/verilog/rtl/BrqRV_EB1/BrqRV_EB1.sv
+++ b/verilog/rtl/BrqRV_EB1/BrqRV_EB1.sv
@@ -1213,8 +1213,8 @@
 	TIMER_LEGAL_EN         : 5'h01         
 })
 (
-   input logic			             vccd1,
-   input logic				     vssd1,
+   input logic			             VPWR,
+   input logic				     VGND,
    input logic                             clk,
    input logic                             rst_l,
    input logic                             dbg_rst_l,
@@ -1234,7 +1234,7 @@
    output logic [31:0]                     trace_rv_i_tval_ip,
 
    // Bus signals
-`ifdef RV_BUILD_AXI4
+
    //-------------------------- LSU AXI signals--------------------------
    // AXI Write Channels
    output logic                            lsu_axi_awvalid,
@@ -1415,7 +1415,7 @@
    output logic [63:0]                     dma_axi_rdata,
    output logic [1:0]                      dma_axi_rresp,
    output logic                            dma_axi_rlast,
-`endif
+
 
 `ifdef RV_BUILD_AHB_LITE
  //// AHB LITE BUS
@@ -3966,8 +3966,8 @@
 })
 (
 
-   input logic         vccd1,
-   input logic		vssd1,
+   input logic         VPWR,
+   input logic		VGND,
    input logic         clk,
    input logic         rst_l,
    input logic         dccm_clk_override,
@@ -18901,7 +18901,7 @@
    // Performance debug info
    //
    //
-`ifdef DUMP_BTB_ON
+/*`ifdef DUMP_BTB_ON
    logic              exu_mp_valid; // conditional branch mispredict
    logic exu_mp_way; // conditional branch mispredict
    logic exu_mp_ataken; // direction is actual taken
@@ -18969,6 +18969,7 @@
 
    endfunction
 `endif
+*/
 endmodule // eb1_ifu
 
 //********************************************************************************
@@ -21650,10 +21651,10 @@
 	SB_BUS_TAG             : 8'h01         ,
 	TIMER_LEGAL_EN         : 5'h01         
 })(
- `ifdef USE_POWER_PINS
-   input logic 					vccd1,
-   input logic						vssd1,
- `endif
+
+   input logic 					VPWR,
+   input logic						VGND,
+   
    input logic                                        clk,                                 // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.
    input logic                                        active_clk,                          // Clock only while core active.  Through two clock headers. For flops without second clock header built in.
    input logic                                        rst_l,                               // reset, active low
@@ -21811,10 +21812,8 @@
 
                                       );*/
                                       sky130_sram_1kbyte_1rw1r_32x256_8 sram(
-    									`ifdef USE_POWER_PINS
-    									.vccd1(vccd1),
-    									.vssd1(vssd1),
-    									`endif
+    									.vccd1(VPWR),
+    									.vssd1(VGND),
 									.clk0(clk),
 									.csb0(~iccm_clken[i]),
 									.web0(~wren_bank[i]),
@@ -21874,10 +21873,10 @@
                                      );*/
                                      
                                      sky130_sram_1kbyte_1rw1r_32x256_8 sram(
-    									`ifdef USE_POWER_PINS
-    									.vccd1(vccd1),
-    									.vssd1(vssd1),
-    									`endif
+    									
+    									.vccd1(VPWR),
+    									.vssd1(VGND),
+    									
 									.clk0(clk),
 									.csb0(~iccm_clken[i]),
 									.web0(~wren_bank[i]),
@@ -27937,10 +27936,10 @@
 	SB_BUS_TAG             : 8'h01         ,
 	TIMER_LEGAL_EN         : 5'h01         
 })(
-`ifdef USE_POWER_PINS
-   input logic 	vccd1,
-   input logic		vssd1,
- `endif
+
+   input logic 	VPWR,
+   input logic		VGND,
+
    input logic         clk,                                             // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.
    input logic         active_clk,                                      // Clock only while core active.  Through two clock headers. For flops without second clock header built in.
    input logic         rst_l,                                           // reset, active low
@@ -28115,10 +28114,10 @@
                                  );
                                  */
                                  sky130_sram_1kbyte_1rw1r_32x256_8 sram(
-    									`ifdef USE_POWER_PINS
-    									.vccd1(vccd1),
-    									.vssd1(vssd1),
-    									`endif
+    									
+    									.vccd1(VPWR),
+    									.vssd1(VGND),
+    									
 									.clk0(clk),
 									.csb0(~dccm_clken[i]),
 									.web0(~wren_bank[i]),
@@ -28162,10 +28161,10 @@
                                 .*
                                 );*/
                                 sky130_sram_1kbyte_1rw1r_32x256_8 sram(
-    									`ifdef USE_POWER_PINS
-    									.vccd1(vccd1),
-    									.vssd1(vssd1),
-    									`endif
+    									
+    									.vccd1(VPWR),
+    									.vssd1(VGND),
+    									
 									.clk0(clk),
 									.csb0(~dccm_clken[i]),
 									.web0(~wren_bank[i]),
@@ -31565,7 +31564,7 @@
    logic   SE;
    assign       SE = 0;
 
-   sky130_fd_sc_hd__dlclkp_1 clkhdr( .CLK(clk), .GCLK(l1clk), .GATE(en)); /*clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));*/
+   sky130_fd_sc_hd__dlclkp_1 clkhdr( .VPWR(1'b1), .VGND(1'b0), .CLK(clk), .GCLK(l1clk), .GATE(en)); /*clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));*/
 
 endmodule // rvclkhdr
 
@@ -31582,7 +31581,7 @@
    assign       SE = 0;
 
 
-   sky130_fd_sc_hd__dlclkp_1 clkhdr( .CLK(clk), .GCLK(l1clk), .GATE(en)); //clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));
+   sky130_fd_sc_hd__dlclkp_1 clkhdr( .VPWR(1'b1), .VGND(1'b0), .CLK(clk), .GCLK(l1clk), .GATE(en)); //clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));
 
 
 endmodule
diff --git a/verilog/rtl/BrqRV_EB1/LICENSE b/verilog/rtl/BrqRV_EB1/LICENSE
deleted file mode 100644
index 4b24f09..0000000
--- a/verilog/rtl/BrqRV_EB1/LICENSE
+++ /dev/null
@@ -1,69 +0,0 @@
-Apache License
-Version 2.0, January 2004
-http://www.apache.org/licenses/
-
-TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
-
-1. Definitions.
-
-"License" shall mean the terms and conditions for use, reproduction, and distribution as defined by Sections 1 through 9 of this document.
-
-"Licensor" shall mean the copyright owner or entity authorized by the copyright owner that is granting the License.
-
-"Legal Entity" shall mean the union of the acting entity and all other entities that control, are controlled by, or are under common control with that entity. For the purposes of this definition, "control" means (i) the power, direct or indirect, to cause the direction or management of such entity, whether by contract or otherwise, or (ii) ownership of fifty percent (50%) or more of the outstanding shares, or (iii) beneficial ownership of such entity.
-
-"You" (or "Your") shall mean an individual or Legal Entity exercising permissions granted by this License.
-
-"Source" form shall mean the preferred form for making modifications, including but not limited to software source code, documentation source, and configuration files.
-
-"Object" form shall mean any form resulting from mechanical transformation or translation of a Source form, including but not limited to compiled object code, generated documentation, and conversions to other media types.
-
-"Work" shall mean the work of authorship, whether in Source or Object form, made available under the License, as indicated by a copyright notice that is included in or attached to the work (an example is provided in the Appendix below).
-
-"Derivative Works" shall mean any work, whether in Source or Object form, that is based on (or derived from) the Work and for which the editorial revisions, annotations, elaborations, or other modifications represent, as a whole, an original work of authorship. For the purposes of this License, Derivative Works shall not include works that remain separable from, or merely link (or bind by name) to the interfaces of, the Work and Derivative Works thereof.
-
-"Contribution" shall mean any work of authorship, including the original version of the Work and any modifications or additions to that Work or Derivative Works thereof, that is intentionally submitted to Licensor for inclusion in the Work by the copyright owner or by an individual or Legal Entity authorized to submit on behalf of the copyright owner. For the purposes of this definition, "submitted" means any form of electronic, verbal, or written communication sent to the Licensor or its representatives, including but not limited to communication on electronic mailing lists, source code control systems, and issue tracking systems that are managed by, or on behalf of, the Licensor for the purpose of discussing and improving the Work, but excluding communication that is conspicuously marked or otherwise designated in writing by the copyright owner as "Not a Contribution."
-
-"Contributor" shall mean Licensor and any individual or Legal Entity on behalf of whom a Contribution has been received by Licensor and subsequently incorporated within the Work.
-
-2. Grant of Copyright License.
-
-Subject to the terms and conditions of this License, each Contributor hereby grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable copyright license to reproduce, prepare Derivative Works of, publicly display, publicly perform, sublicense, and distribute the Work and such Derivative Works in Source or Object form.
-
-3. Grant of Patent License.
-
-Subject to the terms and conditions of this License, each Contributor hereby grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable (except as stated in this section) patent license to make, have made, use, offer to sell, sell, import, and otherwise transfer the Work, where such license applies only to those patent claims licensable by such Contributor that are necessarily infringed by their Contribution(s) alone or by combination of their Contribution(s) with the Work to which such Contribution(s) was submitted. If You institute patent litigation against any entity (including a cross-claim or counterclaim in a lawsuit) alleging that the Work or a Contribution incorporated within the Work constitutes direct or contributory patent infringement, then any patent licenses granted to You under this License for that Work shall terminate as of the date such litigation is filed.
-
-4. Redistribution.
-
-You may reproduce and distribute copies of the Work or Derivative Works thereof in any medium, with or without modifications, and in Source or Object form, provided that You meet the following conditions:
-
-You must give any other recipients of the Work or Derivative Works a copy of this License; and
-
-You must cause any modified files to carry prominent notices stating that You changed the files; and
-
-You must retain, in the Source form of any Derivative Works that You distribute, all copyright, patent, trademark, and attribution notices from the Source form of the Work, excluding those notices that do not pertain to any part of the Derivative Works; and
-
-If the Work includes a "NOTICE" text file as part of its distribution, then any Derivative Works that You distribute must include a readable copy of the attribution notices contained within such NOTICE file, excluding those notices that do not pertain to any part of the Derivative Works, in at least one of the following places: within a NOTICE text file distributed as part of the Derivative Works; within the Source form or documentation, if provided along with the Derivative Works; or, within a display generated by the Derivative Works, if and wherever such third-party notices normally appear. The contents of the NOTICE file are for informational purposes only and do not modify the License. You may add Your own attribution notices within Derivative Works that You distribute, alongside or as an addendum to the NOTICE text from the Work, provided that such additional attribution notices cannot be construed as modifying the License.
-
-You may add Your own copyright statement to Your modifications and may provide additional or different license terms and conditions for use, reproduction, or distribution of Your modifications, or for any such Derivative Works as a whole, provided Your use, reproduction, and distribution of the Work otherwise complies with the conditions stated in this License.
-
-5. Submission of Contributions.
-
-Unless You explicitly state otherwise, any Contribution intentionally submitted for inclusion in the Work by You to the Licensor shall be under the terms and conditions of this License, without any additional terms or conditions. Notwithstanding the above, nothing herein shall supersede or modify the terms of any separate license agreement you may have executed with Licensor regarding such Contributions.
-
-6. Trademarks.
-
-This License does not grant permission to use the trade names, trademarks, service marks, or product names of the Licensor, except as required for reasonable and customary use in describing the origin of the Work and reproducing the content of the NOTICE file.
-
-7. Disclaimer of Warranty.
-
-Unless required by applicable law or agreed to in writing, Licensor provides the Work (and each Contributor provides its Contributions) on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied, including, without limitation, any warranties or conditions of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A PARTICULAR PURPOSE. You are solely responsible for determining the appropriateness of using or redistributing the Work and assume any risks associated with Your exercise of permissions under this License.
-
-8. Limitation of Liability.
-
-In no event and under no legal theory, whether in tort (including negligence), contract, or otherwise, unless required by applicable law (such as deliberate and grossly negligent acts) or agreed to in writing, shall any Contributor be liable to You for damages, including any direct, indirect, special, incidental, or consequential damages of any character arising as a result of this License or out of the use or inability to use the Work (including but not limited to damages for loss of goodwill, work stoppage, computer failure or malfunction, or any and all other commercial damages or losses), even if such Contributor has been advised of the possibility of such damages.
-
-9. Accepting Warranty or Additional Liability.
-
-While redistributing the Work or Derivative Works thereof, You may choose to offer, and charge a fee for, acceptance of support, warranty, indemnity, or other liability obligations and/or rights consistent with this License. However, in accepting such obligations, You may act only on Your own behalf and on Your sole responsibility, not on behalf of any other Contributor, and only if You agree to indemnify, defend, and hold each Contributor harmless for any liability incurred by, or claims asserted against, such Contributor by reason of your accepting any such warranty or additional liability.
diff --git a/verilog/rtl/BrqRV_EB1/README.md b/verilog/rtl/BrqRV_EB1/README.md
deleted file mode 100644
index 8b13789..0000000
--- a/verilog/rtl/BrqRV_EB1/README.md
+++ /dev/null
@@ -1 +0,0 @@
-