Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-035
/
f7df747f9b2b7084f01ce6354ea09b336abfcc7b
commit
f7df747f9b2b7084f01ce6354ea09b336abfcc7b
[
log
]
[
tgz
]
author
aghaalizeb-lm <agha.ali@lampromellon.com>
Wed Jun 02 16:26:50 2021 +0500
committer
aghaalizeb-lm <agha.ali@lampromellon.com>
Wed Jun 02 16:26:50 2021 +0500
tree
b57cc3fdf48b340e9e1e67363f931d2d12ebcd96
parent
ee6ede3d597842b36a1cbc217c206c7987baa019
[
diff
]
div and sqrt valid out bug fix
verilog/rtl/user_proj_example.sv
[
diff
]
1 file changed
tree: b57cc3fdf48b340e9e1e67363f931d2d12ebcd96
.github/
caravel/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.