Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-035
/
d2a00104f68068df90c23c001ac712f62902a3d2
commit
d2a00104f68068df90c23c001ac712f62902a3d2
[
log
]
[
tgz
]
author
aghaalizeb-lm <agha.ali@lampromellon.com>
Thu May 27 12:26:33 2021 +0500
committer
aghaalizeb-lm <agha.ali@lampromellon.com>
Thu May 27 12:26:33 2021 +0500
tree
3c3050cd7f2b5526132e688ef2a1bd9698be5c60
parent
9077811ebd859c710ab9c0beab27d41e7ee4cf0f
[
diff
]
ack logic updated
verilog/rtl/user_proj_example.sv
[
diff
]
1 file changed
tree: 3c3050cd7f2b5526132e688ef2a1bd9698be5c60
.github/
caravel/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.