Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-002 / slot-035 / 40b8cad60d3e30c45c16abf985d3fb31fa86e9f6
commit40b8cad60d3e30c45c16abf985d3fb31fa86e9f6[log] [tgz]
authorkomaljaved-lm <72543615+komaljaved-lm@users.noreply.github.com>Wed Jun 16 11:24:49 2021 +0500
committerGitHub <noreply@github.com>Wed Jun 16 11:24:49 2021 +0500
treee73a601f10ce30d57e2ebf1f537fb59a5c300226
parent81a0bec5eaf9167d80a0a97e5da71ba4f824396e [diff]
Update README.md
1 file changed
tree: e73a601f10ce30d57e2ebf1f537fb59a5c300226
  1. .github/
  2. caravel/
  3. def/
  4. docs/
  5. lef/
  6. mag/
  7. maglef/
  8. openlane/
  9. signoff/
  10. spi/
  11. verilog/
  12. .gitignore
  13. .gitmodules
  14. info.yaml
  15. LICENSE
  16. Makefile
  17. README.md
README.md

Table of contents

Caravel FPU

License UPRJ_CI Caravel Build

Floating Point Unit

FPU Architecture

The default rounding mode for all the operations is RNE as highlighted by RISC-V and IEEE-754 spec.

FPU Exceptions

Integration of FPU as Memory Mapped Peripheral

Wishbone Interface

Logic Analyzer

GPIO

Result of FPU calculation also appers at the 32 GPIO pins.

CSRs for FPU

Instruction Flow