Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-035
/
53b68a3bb7ade21c9269aaffee78fd6395dc99f7
commit
53b68a3bb7ade21c9269aaffee78fd6395dc99f7
[
log
]
[
tgz
]
author
aghaalizeb-lm <agha.ali@lampromellon.com>
Wed Jun 02 17:10:30 2021 +0500
committer
aghaalizeb-lm <agha.ali@lampromellon.com>
Wed Jun 02 17:10:30 2021 +0500
tree
547c850d64163a07b7b350c0726ce8e1f213004f
parent
bd47ece8b0d6a67eea8ea6f741019b637106a05e
[
diff
]
valid out bug fix
verilog/rtl/user_proj_example.sv
[
diff
]
1 file changed
tree: 547c850d64163a07b7b350c0726ce8e1f213004f
.github/
caravel/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.