Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-027
/
a48be721b0dc3959d471c6a8fd4c01a0783bf27d
commit
a48be721b0dc3959d471c6a8fd4c01a0783bf27d
[
log
]
author
jaquerinte <ivanrodriguezferrandez@gmail.com>
Sat May 15 18:19:48 2021 +0200
committer
jaquerinte <ivanrodriguezferrandez@gmail.com>
Sat May 15 18:19:48 2021 +0200
tree
5806dcd56f6be273c9bdae5f557b26ce986c59a9
parent
ffaf984e23d2db58c87436fe10659c0a15968986
[
diff
]
first kind of working version
.gitignore
[
diff
]
clean_run.sh
[Added -
diff
]
def/user_proj_example.def
[
diff
]
def/user_project_wrapper.def
[
diff
]
gds/user_proj_example.gds
[Added -
diff
]
gds/user_proj_example.gds.gz
[Deleted -
diff
]
gds/user_project_wrapper.gds
[Added -
diff
]
gds/user_project_wrapper.gds.gz
[Deleted -
diff
]
lef/user_proj_example.lef
[
diff
]
lef/user_project_wrapper.lef
[
diff
]
mag/user_proj_example.mag
[
diff
]
mag/user_project_wrapper.mag
[
diff
]
maglef/user_proj_example.mag
[
diff
]
maglef/user_project_wrapper.mag
[
diff
]
openlane/user_proj_example/config.tcl
[
diff
]
openlane/user_project_wrapper/config.tcl
[
diff
]
signoff/user_proj_example/OPENLANE_VERSION
[
diff
]
signoff/user_proj_example/final_summary_report.csv
[
diff
]
signoff/user_project_wrapper/OPENLANE_VERSION
[
diff
]
signoff/user_project_wrapper/final_summary_report.csv
[
diff
]
spi/lvs/user_proj_example.spice
[
diff
]
spi/lvs/user_project_wrapper.spice
[Deleted -
diff
]
verilog/dv/la_test1/la_test1.c
[
diff
]
verilog/dv/la_test1/la_test1.hex
[Added -
diff
]
verilog/dv/la_test1/la_test1_tb.v
[
diff
]
verilog/dv/la_test1/test_data.gtkw
[Added -
diff
]
verilog/gl/user_proj_example.v
[
diff
]
verilog/gl/user_project_wrapper.v
[
diff
]
verilog/rtl/ecc_registers/data_verificator.v
[Added -
diff
]
verilog/rtl/ecc_registers/decoder_output.v
[Added -
diff
]
verilog/rtl/ecc_registers/parity_calculator.v
[Added -
diff
]
verilog/rtl/ecc_registers/register_data.v
[Added -
diff
]
verilog/rtl/ecc_registers/register_file.v
[Added -
diff
]
verilog/rtl/ecc_registers/state_counters.v
[Added -
diff
]
verilog/rtl/uprj_netlists.v
[
diff
]
verilog/rtl/user_proj.v
[Renamed from verilog/rtl/user_proj_example.v -
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
37 files changed
tree: 5806dcd56f6be273c9bdae5f557b26ce986c59a9
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
clean_run.sh
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.