Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-020
/
8e09ca554d2564ddfe5834d4cc6c936ffa90c65f
commit
8e09ca554d2564ddfe5834d4cc6c936ffa90c65f
[
log
]
[
tgz
]
author
Baburaj <teche.raj2019@gmail.com>
Tue Jun 22 22:51:55 2021 +0530
committer
Baburaj <teche.raj2019@gmail.com>
Tue Jun 22 22:51:55 2021 +0530
tree
84fae0615f05a055744462701411c078c09ae3b5
parent
e4d0ca7a7fb5ccda603a3373452849aef3394eaa
[
diff
]
Changed IO assignment , starting from 19
verilog/rtl/user_proj_example.v
[
diff
]
1 file changed
tree: 84fae0615f05a055744462701411c078c09ae3b5
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.