Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-020
/
673d0bf889b55251d0cf3b327f6951983f1adff2
commit
673d0bf889b55251d0cf3b327f6951983f1adff2
[
log
]
author
Baburaj <teche.raj2019@gmail.com>
Mon May 31 12:46:31 2021 +0530
committer
Baburaj <teche.raj2019@gmail.com>
Mon May 31 12:46:31 2021 +0530
tree
21171f3deec7d64009f27b09a262f129756a9aa1
parent
45298af2e9f38330185c3210e3e79104fa97567b
[
diff
]
Instantiated PID Module
verilog/rtl/user_proj_example.v
[
diff
]
1 file changed
tree: 21171f3deec7d64009f27b09a262f129756a9aa1
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.