Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-018
/
fc5bada7198df26e4ee62f0fbc7c01157b834449
commit
fc5bada7198df26e4ee62f0fbc7c01157b834449
[
log
]
[
tgz
]
author
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Wed Jun 02 20:28:05 2021 +0500
committer
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Wed Jun 02 20:28:05 2021 +0500
tree
616107b055ef03fd3de4113d26c4ce9898259b3e
parent
44d96cff4c0bafc977da2ad71a5f2a60ad863bcc
[
diff
]
removed error causing signals
verilog/rtl/azadi_soc_top_caravel.sv
[
diff
]
verilog/rtl/tlul_socket_m1.sv
[
diff
]
2 files changed
tree: 616107b055ef03fd3de4113d26c4ce9898259b3e
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.