Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-018
/
faa4ecc0b432b6ff4cc0da94b1d4174992e06ab9
commit
faa4ecc0b432b6ff4cc0da94b1d4174992e06ab9
[
log
]
[
tgz
]
author
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Sat Jun 19 23:49:19 2021 +0500
committer
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Sat Jun 19 23:49:19 2021 +0500
tree
b007e8b9c44e308584092034d494cee70da46bd6
parent
d2c0d7dbb4674f3a7345aca590a93df570df6126
[
diff
]
copied DFFRAM to local projrct folder
verilog/rtl/DFFRAM.v
[Added -
diff
]
1 file changed
tree: b007e8b9c44e308584092034d494cee70da46bd6
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.