Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-018
/
7bb22506907a70615863eb7d74f5c18d294d9145
commit
7bb22506907a70615863eb7d74f5c18d294d9145
[
log
]
[
tgz
]
author
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Thu Jun 17 02:00:08 2021 +0500
committer
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Thu Jun 17 02:00:08 2021 +0500
tree
522f8a260f8cde8c0a78c8a0e86d415089879003
parent
0e5b3254070d66bf42d673ed4170dbbd2d730b6e
[
diff
]
updated cov-verilog code: removed debug
verilog/rtl/azadi_soc_top.v
[
diff
]
1 file changed
tree: 522f8a260f8cde8c0a78c8a0e86d415089879003
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.