Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-018
/
1eb755f98f285d95a3819d935d5c9441ffc3fc76
commit
1eb755f98f285d95a3819d935d5c9441ffc3fc76
[
log
]
[
tgz
]
author
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Wed Jun 16 01:14:52 2021 +0500
committer
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Wed Jun 16 01:14:52 2021 +0500
tree
5fd58ac4f2927b03ccd8cd099e61f9b4dc3c6194
parent
86d3a80d3dbb057403b1a5dd59a8ee6af818e084
[
diff
]
corrected the UART pins
verilog/rtl/azadi_soc_top_caravel.v
[
diff
]
1 file changed
tree: 5fd58ac4f2927b03ccd8cd099e61f9b4dc3c6194
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.