Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-018
/
0e5b3254070d66bf42d673ed4170dbbd2d730b6e
commit
0e5b3254070d66bf42d673ed4170dbbd2d730b6e
[
log
]
[
tgz
]
author
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Wed Jun 16 21:47:18 2021 +0500
committer
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Wed Jun 16 21:47:18 2021 +0500
tree
f6cc6ddf5958d71ac030811b6f1be74a0b032e70
parent
b484f2edb2b8bfe968ec6090f6f7e2154367dca0
[
diff
]
removed jtag pins from instance
verilog/rtl/azadi_soc_top_caravel.v
[
diff
]
1 file changed
tree: f6cc6ddf5958d71ac030811b6f1be74a0b032e70
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.