Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-016
/
563d7432096eafc1fcc69b8d361ce8f462874c88
commit
563d7432096eafc1fcc69b8d361ce8f462874c88
[
log
]
author
irem <iremnurcolak34@gmail.com>
Fri Jun 18 12:57:56 2021 +0300
committer
irem <iremnurcolak34@gmail.com>
Fri Jun 18 12:57:56 2021 +0300
tree
e1520313375356f00d82eae34d08c58b487f61bc
parent
d3e050539b229d532a45c37a645482e081e344cc
[
diff
]
integration of the project
verilog/rtl/user_proj_example.v
[
diff
]
1 file changed
tree: e1520313375356f00d82eae34d08c58b487f61bc
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.