Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-015
/
37c76b83082668f92f35f69de5d498505425642e
commit
37c76b83082668f92f35f69de5d498505425642e
[
log
]
author
manikandan-phd <manikandan_phd@outlook.com>
Fri Jun 18 02:27:46 2021 +0530
committer
manikandan-phd <manikandan_phd@outlook.com>
Fri Jun 18 02:27:46 2021 +0530
tree
c0523ebdeb4b8958432438c9f1f7543754c80b08
parent
883b9d0f2c3522da084b0c97c8bc364df5bea360
[
diff
]
Submodule added
verilog/rtl/Per_32B.v
[Added -
diff
]
1 file changed
tree: c0523ebdeb4b8958432438c9f1f7543754c80b08
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel encoder
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.