Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-002 / slot-014 / 12c6343fc2fd41cfcd685eff301dad0fb7daa055
commit12c6343fc2fd41cfcd685eff301dad0fb7daa055[log] [tgz]
authorMalay Das <malaydasat@gmail.com>Mon Jun 14 06:36:09 2021 -0700
committerMalay Das <malaydasat@gmail.com>Mon Jun 14 06:36:09 2021 -0700
tree19f5661ea6d30f136aa7e949fad28acd0c47736d
parent995793348cb78d8da0252b290baadfb0e22488c9 [diff]
updated GDS
1 file changed
tree: 19f5661ea6d30f136aa7e949fad28acd0c47736d
  1. .github/
  2. checks/
  3. docs/
  4. gds/
  5. mag/
  6. netgen/
  7. openlane/
  8. verilog/
  9. xschem/
  10. caravel
  11. .gitmodules
  12. info.yaml
  13. LICENSE
  14. Makefile
  15. README.md
README.md

Caravel Analog User - Comparator IP and Coil tests

License UPRJ_CI Caravan Build

Google Skywater 130nm Comparator IP and Coil tests

Introduction

A comparator is a device that compares two analog inputs and outputs a digital signal indicating which input is larger. So it has two analog input terminals and one binary digital output. When the difference between two analog input signals approach zero, noise on the inputs will cause spurious switching of digital output. This rapid change in output due to noise can be prevented by hysteresis. Hysteresis is switching the output high or low at different input signal levels. In place of one switching point, hysteresis introduces two: one for rising edge, and one for falling edge of voltage or current. The difference between the higher-level trip value (VH) and the lower-level trip value (VL) equals the hysteresis voltage (HYST).

I have also included a coil to test on-chip inductance. FastHenry used for simulation.

Inputs to the circuit

  1. VCC - 3.3 v
  2. GND - Ground
  3. INN - Negative differential input
  4. INP - Positive differential input
  5. EN - Enable pin
  6. Ihyst - Current to control hysteresis

Output of the circuit

  1. VOUT - Comparator output

Circuit details

A comparator can be divided into three distinctive pieces – a frontend differential amplifier, amplifier stage and output stage.

This comparator consists of

  1. Frontend differential amplifier
  2. Amplifier of the output from frontend differential sage
  3. NAND gate to act as buffer as well as incorporate the enable pin
  4. Inverter to act as final buffer before output. The NAND and Inverter improves the slew and provides a little gain.
  5. Positive feedback differential set-up.

This is very similar to set-up on [2] but I have added some modifications to incorporate ENable pin and improve the performance on SKY130 PDK.

References

  1. P. Horowitz,and W. Hill, “The Art of Electronics,” Cambridge Press University, 3rd ed (references)
  2. P. Furth, Y. Tsen, V. Kulkarni,and T. Raju, On the Design of Low-Power CMOS Comparators with Programmable Hysteresis., IEEE, 2010, pp.1077–1080.