| # POTENTIOMETRIC DIGITAL-TO-ANALOG CONVERTER |
| The project aims to design a 10-bit Potentiometric Digital to Analog Converter using end-to-end Open-source EDA tools. |
| The target is to design 10-bit potentiometric DAC with 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference using sky130nm technology node. |
| ## Table of Content |
| - [1.Purpose of Digital to Analog Converter (DAC)](#1purpose-of-digital-to-analog-converter-dac) |
| - [2.IP Block Design Specifications](#2ip-block-design-specifications) |
| - [IP Block Diagram](#ip-block-diagram) |
| - [Terminal Functions](#terminal-functions) |
| - [3.EDA tools used to implement Potentiometric DAC](#3eda-tools-used-to-implement-potentiometric-dac) |
| - [4.Implementation of 10Bit Potentiometric DAC](#4implementation-of-10bit-potentiometric-dac) |
| - [5.Pre-layout Designs and Simulations](#5pre-layout-designs-and-simulations) |
| - [Switch design and simulation](#switch-design-and-simulation) |
| - [2-Bit DAC design and simulation](#2-bit-dac-design-and-simulation) |
| - [3-Bit DAC design and simulation](#3-bit-dac-design-and-simulation) |
| - [4-Bit DAC design and simulation](#4-bit-dac-design-and-simulation) |
| - [5-Bit DAC design and simulation](#5-bit-dac-design-and-simulation) |
| - [6-Bit DAC design and simulation](#6-bit-dac-design-and-simulation) |
| - [7-Bit DAC design and simulation](#7-bit-dac-design-and-simulation) |
| - [8-Bit DAC design and simulation](#8-bit-dac-design-and-simulation) |
| - [9-Bit DAC design and simulation](#9-bit-dac-design-and-simulation) |
| - [10-Bit DAC design and simulation](#10-bit-dac-design-and-simulation) |
| - [INL and DNL Waveforms](#inl-and-dnl-outputs) |
| - [6.Post-Layout Designs and Simulations](#6post-layout-designs-and-simulations) |
| - [Resistor 250 layout and value](#resistor-250-layout-and-value) |
| - [Resistor 500 layout and value](#resistor-500-layout-and-value) |
| - [Inverter layout](#inverter-layout) |
| - [Switch layout and simulation](#switch-layout-and-simulation) |
| - [2-Bit DAC layout and simulation](#2-bit-dac-layout-and-simulation) |
| - [3-Bit DAC layout and simulation](#3-bit-dac-layout-and-simulation) |
| - [4-Bit DAC layout and simulation](#4-bit-dac-layout-and-simulation) |
| - [5-Bit DAC layout and simulation](#5-bit-dac-layout-and-simulation) |
| - [6-Bit DAC layout and simulation](#6-bit-dac-layout-and-simulation) |
| - [7-Bit DAC layout and simulation](#7-bit-dac-layout-and-simulation) |
| - [8-Bit DAC layout and simulation](#8-bit-dac-layout-and-simulation) |
| - [9-Bit DAC layout and simulation](#9-bit-dac-layout-and-simulation) |
| - [10-Bit DAC layout and simulation](#10-bit-dac-layout-and-simulation) |
| - [INL and DNL Waveforms](#inl-and-dnl-outputs-postlayout) |
| - [7.Instructions to get started with the design](#7instructions-to-get-started-with-the-design) |
| - [Spice simulation speed improvement (Multi threading)](#spice-simulation-speed-improvement-multi-threading) |
| - [Pre-layout Simulation commands](#pre-layout-simulation-commands) |
| - [Post-layout Simulation commands](#post-layout-simulation-commands) |
| - [8.Future Works](#8future-works) |
| - [9.Contributors](#9contributors) |
| - [10.Acknowledgments](#10acknowledgments) |
| |
| ## 1.Purpose of Digital to Analog Converter (DAC) |
| In real world, most of the data available is in the form of analog in nature. We have two types of converters analog to digital converter and digital to analog converter. These two converting interfaces are essential to obtain the required operations of a processor to manipulate the data of digital electronic equipment and an analog electric equipment. |
| Digital to Analog Converter (DAC) is a device that transforms digital data into an analog signal in order to interact with the real world. The digital signal is represented with a binary code, which is a combination of bits 0’s and 1’s. The digital data can be produced from a microprocessor, Field Programmable Gate Array (FPGA), or Application Specified Integrated Circuit (ASIC). There are two commonly used DAC conversions – Weighed resistors method and R-2R ladder network method. |
| Applications of a DAC: audio amplifier, video encoder, display electronics, data acquisition systems, calibration, Digital potentiometer. |
| |
| ## 2.IP Block Design Specifications |
| |
| ### IP Block Diagram |
|  |
| |
| |
| ### Terminal Functions |
| |Name |Pin No. | I/O | Description | |
| |:-------|:-------|:----|:------------------| |
| |D [0:9] |1-10 |I |Digital inputs | |
| |EN |11 |I |Enable pin| |
| |VDD |12 |I |Digital power supply (1.8)| |
| |VSS |13 |I |Digital ground| |
| |OUT |14 |O |DAC analog voltage output| |
| |VDDA |15 |I |Analog voltage supply (3.3)| |
| |VSSA |16 |I |Analog ground| |
| |VREFH |17 |I |Reference voltage high for DAC(3.3)| |
| |VREFL |18 |I |Reference voltage low for DAC| |
| |
| ## 3.EDA tools used to implement Potentiometric DAC |
| The design has been built using open-source EDA tools. The library used is sky130. |
| This design is implemented using [xschem](https://xschem.sourceforge.io/stefan/index.html), and [ngspice](http://ngspice.sourceforge.net/download.html) is used to run the simulations & verify the circuitry. For circuit layout implementation, [Magic](http://opencircuitdesign.com/magic/) will be used. |
| The step to install xschem with sky130 and ngspice can be found [here](https://github.com/bluecmd/learn-sky130/blob/main/schematic/xschem/getting-started.md#installation-of-xschem). |
| |
| |
| |
| ## 4.Implementation of 10Bit Potentiometric DAC |
| The basic idea is to divide the voltage into N different voltage values in the range of VREFH and VREFL- for an N-Bit DAC. The design used here to achieve this is the simple resistor string DAC which consists of resistors in series. These resistors are then connected to various switches in such a fashion that it routes the exact voltage to the output. The problem of the largeness of the circuit is reduced by building hierarchical subcircuits of 10-Bit potentiometric DAC – Switch, 2-bit, 3-bit, 4-bit, 5-bit, 6-bit, 7-bit, 8-bit, 9-bit and 10-bit. |
| |
|  |
| |
| |
| *Basic Architecture of Potentiometric DAC* |
| ## 5.Pre-layout Designs and Simulations |
| #### *Switch design and simulation* |
| |
| Switch design implementation and respective waveform are shown below |
| |
|  |
| |
| |
|  |
| |
| |
| To see this waveform run `switch.spice` file |
| |
| #### *2-Bit DAC design and simulation:* |
| |
| 2Bit DAC is implemented using 3 switch instances. 2-Bit circuitry and waveform are shown below |
| |
| |
|  |
| |
| |
|  |
| |
| |
| To see this waveform run `my_2bitdac.spice` file |
| |
| #### *3-Bit DAC design and simulation:* |
| |
| 3Bit DAC is implemented using 2 2-Bit DACs and 1 switch instances. 3-Bit circuitry and waveform are shown below |
| |
|  |
| |
|  |
| |
| To see this waveform run `my_3bitdac.spice` file |
| |
| #### *4-Bit DAC design and simulation:* |
| |
| 4Bit DAC is implemented using 2 3-Bit DACs and 1 switch instances. 4-Bit circuitry and waveform are shown below |
| |
|  |
| |
|  |
| |
| To see this waveform run `my_4bitdac.spice` file |
| |
| #### *5-Bit DAC design and simulation:* |
| |
| 5Bit DAC is implemented using 2 4-Bit DACs and 1 switch instances. 5-Bit circuitry and waveform are shown below |
| |
|  |
| |
|  |
| |
| |
| To see this waveform run `my_5bitdac.spice` file |
| |
| #### *6-Bit DAC design and simulation:* |
| |
| 6Bit DAC is implemented using 2 5-Bit DACs and 1 switch instances. 6-Bit circuitry and waveform are shown below |
| |
|  |
| |
|  |
| |
| |
| |
| To see this waveform run `my_6bitdac.spice` file |
| |
| #### *7-Bit DAC design and simulation:* |
| |
| 7Bit DAC is implemented using 2 6-Bit DACs and 1 switch instances. 7-Bit circuitry and waveform are shown below |
|  |
| |
|  |
| |
| |
| To see this waveform run `my_7bitdac.spice` file |
| |
| #### *8-Bit DAC design and simulation:* |
| |
| 8Bit DAC is implemented using 2 7-Bit DACs and 1 switch instances. 8-Bit circuitry and waveform are shown below |
| |
|  |
| |
|  |
| |
| To see this waveform run `my_8bitdac.spice` file |
| |
| #### *9-Bit DAC design and simulation:* |
| 9Bit DAC is implemented using 2 8-Bit DACs and 1 switch instances. 9-Bit circuitry and waveform are shown below |
| |
|  |
| |
| |
|  |
| |
| |
| To see the waveform run `my_9bitdac.spice` file. |
| |
| #### *10-Bit DAC design and simulation:* |
| 10Bit DAC is implemented using 2 9-Bit DACs and 1 switch instances. 10-Bit circuitry and waveform are shown below |
| |
|  |
| |
| |
|  |
| |
| |
| To see the wavefrom run `my_10bitdac.spice` file. |
| |
| |
| Every block of the circuit until 10 bit DAC are tested and spice models until 10 bit dac are included in [specified folders](https://github.com/Shalini24Kanna/P-DAC_INTERNSHIP/tree/main/10Bit_Potentiometeric_DAC_Conventional_Design/spicefiles). |
| ### INL AND DNL outputs |
| |
|  |
| |
| |
|  |
| |
| ## 6.Post-layout Designs and Simulations |
| #### *Resistor 250 layout and value* |
| |
|  |
| |
| R = 249.8ohms |
| |
| #### *Resistor 500 layout and value* |
| |
|  |
| |
| R = 497.2ohms |
| |
| #### *Inverter layout* |
| |
| Inverter Implementation is shown below |
| |
| |
|  |
| |
| |
| #### *Switch layout and simulation* |
| Switch layout implementation and its respective waveform are shown below |
| |
|  |
| |
| |
| |
|  |
| |
| |
| |
| To see this waveform run `switch_layout_test.spice` file |
| |
| #### *2-Bit DAC layout and simulation* |
| 2Bit DAC is implemented using 3 switch instances. 2-Bit layout and waveform are shown below |
| |
| |
|  |
| |
| |
|  |
| |
| |
| To see this waveform run `2bitdac_layout_test.spice` file |
| |
| #### *3-Bit DAC layout and simulation* |
| 3Bit DAC is implemented using 2 2-Bit DACs and 1 switch instances. 3-Bit layout and waveform are shown below |
|  |
| |
| |
|  |
| |
| |
| To see the wavefrom run `3bitdac_layout_test.spice` file. |
| |
| #### *4-Bit DAC layout and simulation* |
| 4Bit DAC is implemented using 2 3-Bit DACs and 1 switch instances. 4-Bit layout and waveform are shown below |
| |
|  |
| |
| |
|  |
| |
| |
| To see the wavefrom run `4bitdac_layout_test.spice` file. |
| |
| #### *5-Bit DAC layout and simulation* |
| 5Bit DAC is implemented using 2 4-Bit DACs and 1 switch instances. 5-Bit layout and waveform are shown below |
| |
|  |
| |
|  |
| |
| |
| To see the wavefrom run `5bitdac_layout_test.spice` file. |
| |
| #### *6-Bit DAC layout and simulation* |
| 6Bit DAC is implemented using 2 5-Bit DACs and 1 switch instances. 6-Bit layout and waveform are shown below |
| |
|  |
| |
|  |
| |
| |
| To see the wavefrom run `6bitdac_layout_test.spice` file. |
| |
| #### *7-Bit DAC layout and simulation* |
| 7Bit DAC is implemented using 2 6-Bit DACs and 1 switch instances. 7-Bit layout and waveform are shown below |
| |
| |
|  |
| |
|  |
| |
| |
| To see the wavefrom run `7bitdac_layout_test.spice` file. |
| |
| #### *8-Bit DAC layout and simulation* |
| 8Bit DAC is implemented using 2 7-Bit DACs and 1 switch instances. 8-Bit layout and waveform are shown below |
| |
|  |
| |
|  |
| |
| |
| To see the wavefrom run `8bitdac_layout_test.spice` file. |
| |
| #### *9-Bit DAC layout and simulation* |
| 9Bit DAC is implemented using 2 8-Bit DACs and 1 switch instances. 9-Bit layout and waveform are shown below |
| |
|  |
| |
|  |
| |
| |
| To see the wavefrom run `9bitdac_layout_test.spice` file. |
| |
| #### *10-Bit DAC layout and simulation* |
| 10Bit DAC is implemented using 2 9-Bit DACs and 1 switch instances. 10-Bit layout and waveform are shown below |
| |
|  |
| |
|  |
| |
| |
| To see the wavefrom run `10bitdac_layout_test.spice` file. |
| |
| ### INL AND DNL outputs postlayout |
| |
|  |
| |
| |
|  |
| |
| |
| ## 7.Instructions to get started with the design |
| #### Spice simulation speed improvement (Multi threading) |
| Ngspice provides multithreading options to improve the simulation time. To enable multithreading following steps are to be followed: |
| |
| o Install ngspice from tarball |
| |
| o `sudo apt-get install -y autoconf` |
| |
| o `sudo apt-get install -y libtool` |
| |
| o `tar -zxvf ngspice` |
| |
| o `cd ngspice` |
| |
| o `./autogen.sh` |
| |
| o `./configure --enable-xspice --enable-openmp --disable-debug --with-readline=yes` |
| |
| o `make clean` |
| |
| o `make` |
| |
| o `sudo make install` |
| |
| Then in the netlist's control section, add the following: |
| `set num_threads=4` (or more) |
| |
|  |
| |
| However, multithreading option is effective if the major part of the circuit are MOSFETs (BSIM 3V8 or BSIM4V5),since the DAC consits of more number of resistors, multithreading option was not helpful to increase the simulation speed. |
| #### Pre-layout Simulation commands |
| o Clone the git repo with following command |
| |
| git clone https://github.com/vsdip/avsddac_3v3_sky130_v1.git |
| |
| |
| o Open the terminal from the cloned folder or run below command after cloning while in the same path |
| |
| cd avsddac_3v3_sky130_v1/ |
| |
| o Command to simulate .Spice files of conventional design |
| |
| cd Prelayout/ |
| |
| ngspice my_nbitdac.spice |
| |
| |
| #### Post-layout Simulation commands |
| o Clone the git repo with following command (if you haven't cloned for pre-layout simulation) |
| |
| git clone https://github.com/vsdip/avsddac_3v3_sky130_v1.git |
| |
| |
| o Open the terminal from the cloned folder or run below command after cloning while in the same path |
| |
| cd avsddac_3v3_sky130_v1/ |
| |
| o Command to simulate .Spice files of conventional design layout |
| |
| cd Postlayout/ |
| |
| ngspice nbitdac_layout_test.spice |
| |
| o type `y` when simulation asks for |
| |
| ## 8.Future Works |
| |
| Layout simulation of 10Bit Potentiometer DAC and plotting INL & DNL for 10Bit DAC layout. Runtime for layout can be reduced further. |
| |
| ## 9.Contributors |
| |
| Shalini Kanna, Master of Science in Computer Engineering, University of Massachusetts Lowell, Lowell,MA, USA; Contact: kannashalini97@gmail.com, [LinkedIn](https://www.linkedin.com/in/shalini-kanna/) |
| |
| Harshitha Basavaraju, PhD Scholar @ University of Bundeswehr, Munich, Germany; Contact: harshithab0707@gmail.com, [LinkedIn](https://www.linkedin.com/in/harshitha-basavaraju-a91842b8/) |
| |
| Skandha Deepsita S, PhD Scholar @ IIITDM Kancheepuram; Contact: skandha.deepsita5@gmail.com, [LinkedIn](https://www.linkedin.com/in/skandha-deepsita-sarvepalli-027433ba) |
| |
| Kunal Ghosh, Co-founder, VSD Corp. Pvt. Ltd. - kunalghosh@gmail.com |
| |
| ## 10.Acknowledgments |
| Kunal Ghosh, Co-founder, VSD Corp. Pvt. Ltd. - kunalghosh@gmail.com |
