Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
d617e93156c0e08af3f4da9ee3b3925994ceb63d
commit
d617e93156c0e08af3f4da9ee3b3925994ceb63d
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Thu Jun 17 11:30:58 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Thu Jun 17 11:30:58 2021 -0700
tree
6d4dda9e9ac70b491e3023c13175467ce60dc4e2
parent
2603fb948e7c06fa91e16ef6d93c7435fbf65546
[
diff
]
Fixed index on GPIO output pin range
verilog/rtl/user_project_wrapper.v
[
diff
]
1 file changed
tree: 6d4dda9e9ac70b491e3023c13175467ce60dc4e2
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.