Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
ec3c4bf03909969fefcb22f4f5629f585a9cb06d
commit
ec3c4bf03909969fefcb22f4f5629f585a9cb06d
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Thu Jun 10 22:46:41 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Thu Jun 10 22:46:41 2021 -0700
tree
c82cc7bb82fdef1240ec11a9e776ce45560b2df4
parent
58d416f332e1495d23978c6ec908fdfc48030a86
[
diff
]
Fixed io pin typos
verilog/rtl/user_project_wrapper.v
[
diff
]
1 file changed
tree: c82cc7bb82fdef1240ec11a9e776ce45560b2df4
.github/
chisel/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.