Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
4e483a703e224be166ad218a664c158417f8cc10
commit
4e483a703e224be166ad218a664c158417f8cc10
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Wed Jun 09 17:38:15 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Wed Jun 09 17:38:15 2021 -0700
tree
71a88059640c8b4f9d5370c4a823bebec3a6d295
parent
c5fa7aef1af842322607db8543f4c5712f3432b8
[
diff
]
Get SRAM clock timing right
verilog/rtl/openram_testchip.v
[
diff
]
1 file changed
tree: 71a88059640c8b4f9d5370c4a823bebec3a6d295
.github/
chisel/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.