Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
3a93f378ca1b51d4c4fc0e123778e6b85985b2bd
commit
3a93f378ca1b51d4c4fc0e123778e6b85985b2bd
[
log
]
[
tgz
]
author
Amogh Lonkar <35778429+AmoghLonkar@users.noreply.github.com>
Wed Jun 16 22:26:43 2021 -0700
committer
GitHub <noreply@github.com>
Wed Jun 16 22:26:43 2021 -0700
tree
133019b5713d38ada572a65477178fa84e6c585c
parent
7c387d1e688b7db5098be3549e84bb8a908d1dee
[
diff
]
Delete openram_testchip_tb.v
verilog/rtl/openram_testchip_tb.v
[Deleted -
diff
]
1 file changed
tree: 133019b5713d38ada572a65477178fa84e6c585c
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.