Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
d0c71b0e4a21819ec543aeea5a6df7e7716a0740
commit
d0c71b0e4a21819ec543aeea5a6df7e7716a0740
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Tue Jun 15 09:03:45 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Tue Jun 15 09:03:45 2021 -0700
tree
dd8f306d7fcf549e21c9067555b04bd0b869e1cf
parent
31eb2d306d7238f60f14d4bbf86b2f329e8dd094
[
diff
]
Compiles without errors and warnings
verilog/rtl/openram_testchip_tb.v
[
diff
]
1 file changed
tree: dd8f306d7fcf549e21c9067555b04bd0b869e1cf
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.