Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
a83e12c9840ef3200b9e26b9f251c573f253e329
commit
a83e12c9840ef3200b9e26b9f251c573f253e329
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Sat Jun 12 10:57:01 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Sat Jun 12 10:57:01 2021 -0700
tree
971ee2edb48926e0721fb3bb2cc74f2ba7a1c50e
parent
c9d38d57986fcc257eaabb1723ab1e7195637388
[
diff
]
Removed two extra registers to hold dout0,1
verilog/rtl/openram_testchip.v
[
diff
]
1 file changed
tree: 971ee2edb48926e0721fb3bb2cc74f2ba7a1c50e
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.