commit: b9ee443811b1003548fb90ff7c6e9d95ab7b640e
[log] [tgz]
author: AmoghLonkar <alonkar@ucsc.edu>
Thu May 13 08:03:35 2021 -0700
committer: AmoghLonkar <alonkar@ucsc.edu>
Thu May 13 08:03:35 2021 -0700
tree: 331119486117a57e06f45ed2e72c98b72d450cac
parent: 48d0c8c4bf3f933ea7e4dd10cc6babfa0b7b4ff5 [diff]

Incorporated port mux logic into tests

verilog/rtl/testchip/control_logic_tb.v[diff]

1 file changed

tree: 331119486117a57e06f45ed2e72c98b72d450cac

README.md

Caravel User Project

NOTE

Fill this README with your caravel user project documentation.

Refer to README for this sample project documentation.