Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
a7d42c988a8a9b152e3f20acb48a7ef503dd3b09
commit
a7d42c988a8a9b152e3f20acb48a7ef503dd3b09
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 14 18:04:44 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 14 18:04:44 2021 -0700
tree
2a438c8426abac28e57b7247b82e70de5427b47c
parent
5b5b2e76841ec0c2b8e2e1fd6a397933eb771c36
[
diff
]
Figure out temp_sram11_dout0 binding issue
verilog/rtl/openram_testchip_tb.v
[
diff
]
1 file changed
tree: 2a438c8426abac28e57b7247b82e70de5427b47c
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.