Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
92534d05cdc50634238f81a326a6ed60a39e410d
commit
92534d05cdc50634238f81a326a6ed60a39e410d
[
log
]
author
AmoghLonkar <alonkar@ucsc.edu>
Thu Jun 10 17:50:06 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Thu Jun 10 17:50:06 2021 -0700
tree
be3603a039a5b60cecfb80f4761080fae87a70a7
parent
ceae645ad4d186e115a0a8a554ebb30d508240eb
[
diff
]
Output transfer started properly
verilog/rtl/openram_testchip.v
[
diff
]
1 file changed
tree: be3603a039a5b60cecfb80f4761080fae87a70a7
.github/
chisel/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.