Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
2cd561f3439bd8d7622dfc7419a64268314ef2e1
commit
2cd561f3439bd8d7622dfc7419a64268314ef2e1
[
log
]
[
tgz
]
author
mrg <mrg@ucsc.edu>
Mon Jun 14 17:48:36 2021 -0700
committer
mrg <mrg@ucsc.edu>
Mon Jun 14 17:48:36 2021 -0700
tree
31a5cbb15589e79d557fb39ac69d5b46b028ca23
parent
f8348eed1188ff0678845942ef6bcc44df42e5a1
[
diff
]
Remove errors in configs
openlane/openram_testchip/config.tcl
[
diff
]
openlane/user_project_wrapper/config.tcl
[
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
3 files changed
tree: 31a5cbb15589e79d557fb39ac69d5b46b028ca23
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.