Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
9e6146a4871ac4b222fe87e188a0126a45c5f120
commit
9e6146a4871ac4b222fe87e188a0126a45c5f120
[
log
]
author
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 14 15:47:17 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 14 15:47:17 2021 -0700
tree
4d7fc1ea0d5b5fffab29f0ae07ba65e60cede377
parent
48dbc1e9376950c1df953f6c1e5f442b91d1bbda
[
diff
]
New port connections
verilog/rtl/openram_testchip_tb.v
[
diff
]
1 file changed
tree: 4d7fc1ea0d5b5fffab29f0ae07ba65e60cede377
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.