Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
750324778066ffb02485a77917f1c2b690c33dc8
commit
750324778066ffb02485a77917f1c2b690c33dc8
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 07 15:33:21 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 07 15:33:21 2021 -0700
tree
72dfa57f6623911a460c0ee1a7b5ff6b3d78abbc
parent
cf608e256af9cd9ad691d7588c5427719ad6fb58
[
diff
]
Adding macro files
gds/openram_testchip.gds
[Added -
diff
]
lef/openram_testchip.lef
[Added -
diff
]
2 files changed
tree: 72dfa57f6623911a460c0ee1a7b5ff6b3d78abbc
.github/
chisel/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.