Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
809053906ca98531e388b32b752ca6c9c554e20a
commit
809053906ca98531e388b32b752ca6c9c554e20a
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Mon May 17 10:42:16 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Mon May 17 10:42:16 2021 -0700
tree
39ee699bc07c2adbf2e927af8586ddeb1deffef2
parent
988bba95b3c20fd37149c341848c8f858daffe9f
[
diff
]
Changed paths to verilog dir
openlane/openram_testchip/config.tcl
[
diff
]
1 file changed
tree: 39ee699bc07c2adbf2e927af8586ddeb1deffef2
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.