Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
662b8ad4ae879b30d14b75c4cbe396e3d7e9bd73
commit
662b8ad4ae879b30d14b75c4cbe396e3d7e9bd73
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Thu Jun 17 17:39:43 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Thu Jun 17 17:39:43 2021 -0700
tree
7f1a94ff2226d9783cfabfc0e6f6822c116dc856
parent
2e70f512e02e4195a2a1400189d9631aab1f64bc
[
diff
]
Removed left and right addr0, etc
verilog/rtl/openram_testchip_gpio_tb.v
[
diff
]
1 file changed
tree: 7f1a94ff2226d9783cfabfc0e6f6822c116dc856
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.