Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-002/slot-009/6567a5c1bdb3a4257a4fbdc88fbec06ee879ea3a/./verilog/rtl
tree: 0fead74fc2eb583f4e44adf0125747c36b94d36b [path history] [tgz]
  1. caravel.v
  2. openram_defines.v
  3. openram_testchip.v
  4. openram_testchip_gpio_tb.v
  5. openram_testchip_la_tb.v
  6. sky130_sram_1kbyte_1rw1r_32x256_8.v
  7. sky130_sram_1kbyte_1rw1r_8x1024_8.v
  8. sky130_sram_1kbyte_1rw_32x256_8.v
  9. sky130_sram_2kbyte_1rw1r_32x512_8.v
  10. sky130_sram_2kbyte_1rw_32x512_8.v
  11. sky130_sram_4kbyte_1rw1r_32x1024_8.v
  12. sky130_sram_4kbyte_1rw_32x1024_8.v
  13. sky130_sram_4kbyte_1rw_64x512_8.v
  14. sky130_sram_8kbyte_1rw1r_32x2048_8.v
  15. sky130_sram_8kbyte_1rw_64x1024_8.v
  16. uprj_netlists.v
  17. user_project_wrapper.v