Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
53295f0a7e22df6327288e2e11e30b03fcd3cefa
commit
53295f0a7e22df6327288e2e11e30b03fcd3cefa
[
log
]
[
tgz
]
author
mrg <mrg@ucsc.edu>
Mon Jun 14 14:36:25 2021 -0700
committer
mrg <mrg@ucsc.edu>
Mon Jun 14 14:36:25 2021 -0700
tree
5cd409e333dc991c2a8152841a8b4ad40082856a
parent
48dbc1e9376950c1df953f6c1e5f442b91d1bbda
[
diff
]
Add custom SDC script
openlane/openram_testchip/config.tcl
[
diff
]
openlane/openram_testchip/openram_testchip.sdc
[Added -
diff
]
openlane/user_project_wrapper/macro.cfg
[
diff
]
3 files changed
tree: 5cd409e333dc991c2a8152841a8b4ad40082856a
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.