Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
3ff7d0762ac4b96e46cf6fdad8509ef539a41cbf
commit
3ff7d0762ac4b96e46cf6fdad8509ef539a41cbf
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Thu Jun 17 10:20:32 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Thu Jun 17 10:20:32 2021 -0700
tree
0e0fda9792b01764214415d4a3f3b257eae48cf2
parent
9ccd2e3fd21d747e8440b5994af3cccac51a5f5f
[
diff
]
Add clock_mux
verilog/rtl/uprj_netlists.v
[
diff
]
1 file changed
tree: 0e0fda9792b01764214415d4a3f3b257eae48cf2
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.