Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
309e08cbfdc048e10dc2c7bde3f91e1951010dab
commit
309e08cbfdc048e10dc2c7bde3f91e1951010dab
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Wed Jun 16 22:38:14 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Wed Jun 16 22:38:14 2021 -0700
tree
97899b27e71e1b87686ba06659fd2a0ff3ca8ec3
parent
7c387d1e688b7db5098be3549e84bb8a908d1dee
[
diff
]
Changed module name, compiles without error
verilog/dv/gpio_test/gpio_test_tb.v
[
diff
]
1 file changed
tree: 97899b27e71e1b87686ba06659fd2a0ff3ca8ec3
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.