Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
2f1a8ef2cebf784aa74ff39015e9fa4bd0d4f25b
commit
2f1a8ef2cebf784aa74ff39015e9fa4bd0d4f25b
[
log
]
[
tgz
]
author
mrg <mrg@ucsc.edu>
Mon Jun 14 13:26:17 2021 -0700
committer
mrg <mrg@ucsc.edu>
Mon Jun 14 13:26:17 2021 -0700
tree
d5d20b73980d35bb5fecf4fd45bb0d46cd4598b4
parent
44a125ad32b1dd67b3da2debc5e42d7d6953ad28
[
diff
]
Debug user_project_wrapper verilog
openlane/user_project_wrapper/config.tcl
[
diff
]
openlane/user_project_wrapper/macro.cfg
[
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
3 files changed
tree: d5d20b73980d35bb5fecf4fd45bb0d46cd4598b4
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.