Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
6a2b76e33141b6c944e87268f80d13c06eba242c
commit
6a2b76e33141b6c944e87268f80d13c06eba242c
[
log
]
[
tgz
]
author
Amogh Lonkar <35778429+AmoghLonkar@users.noreply.github.com>
Fri Jun 11 13:26:46 2021 -0700
committer
GitHub <noreply@github.com>
Fri Jun 11 13:26:46 2021 -0700
tree
b0fe75fcaa898737341e4fae127b3963daf954b3
parent
c6b61a86c2681074bb54407c0beafbf717f556e0
[
diff
]
Delete openram_testchip_tb.v
verilog/rtl/testchip/openram_testchip_tb.v
[Deleted -
diff
]
1 file changed
tree: b0fe75fcaa898737341e4fae127b3963daf954b3
.github/
chisel/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.