| commit | b28ac9b70fa11fc5aadd10289e2315ab195f2796 | [log] [tgz] |
|---|---|---|
| author | Jeff DiCorpo <jeffdi@efabless.com> | Wed Dec 08 05:32:16 2021 +0000 |
| committer | Jeff DiCorpo <jeffdi@efabless.com> | Wed Dec 08 05:32:16 2021 +0000 |
| tree | 46b8f5da1c29ae0fbad326cde73c9e6dc585eaa3 | |
| parent | ddac54adc089e3ea842d2475695f9bafa905d131 [diff] |
final gds & signoff results
SPDX-FileCopyrightText: 2020 Efabless Corporation Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0 Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. SPDX-License-Identifier: Apache-2.0
LEXICON RISC-V Core 1.0 from MERL
This repository contains the Lexicon Core design RTL. Lexicon Is A Machine-Mode (M-Mode) Only, 32-Bit Cpu Small Core Which Supports Risc-V’s Integer (I), Compressed Instruction (C), Multiplication And Division (M), And Instruction-Fetch Fence, And Csr Extensions. The Core Contains A 4-Stage, Scalar, In-Order Pipeline
Directory Structure
├── verlog # User verilog Directory │ ├── rtl # RTL │ ├── dv # Design Verification │ ├── gl # Gate Level Netlist
The Lexicon Source Code is avaialable here
├── verlog # User verilog Directory
│ ├── rtl # RTL
| ├── user_project_wrapper.v # User Project Wrapper source file
| ├── user_proj_example.v # User Project Example source file
| ├── Lexicon # Lexicon folder
| ├── Lexicon.v # Lexicon source file
| ├── sky130_sram_1kbyte_1rw1r_32x256_8.v # 1KB sram
The Design Verification Testbench is available here
├── verlog # User verilog Directory
│ ├── dv # Design Verification
│ ├── Lexicon # Design Test Directory
│ ├── hex # Hex files folder
| ├── asm # Assmebly files folder
The synthesized netlist is present here:
├── verlog # User verilog Directory │ ├── gl # Gate Level Netlis │ ├── user_project_wrapper.v # User Project Wrapper Netlist │ ├── user_proj_example.v # User Project Example Netlist
The hardened macros are placed here:
├── def # def Directory │ ├── user_project_wrapper.def # User Project Wrapper def file ├── lef # lef Directory │ ├── user_project_wrapper.lef # User Project Wrapper lef file │ ├── user_proj_example.lef # User Project Example lef file ├── gds # gds Directory │ ├── user_project_wrapper.gdz.gz # User Project Wrapper gds │ ├── user_proj_example.gdz.gz # User Project Example gds
Testing of Design
Go to verilog/dv/Lexicon/ directory
Set the GCC_PATH environment variable. Set the PDK_PATH environment variable. Copy the given program hex file into uart.hex. run the make commad for RTL simulation run the SIM=GL make command for netlist simulation Note: Dont forget to add 00000FFF instruction in the end of the uart.hex to stop the uart transmission if you are using your own codes.