Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-007
/
02225fde60636a20d44e4be9bcc85376684a7999
commit
02225fde60636a20d44e4be9bcc85376684a7999
[
log
]
author
dinesha <dineshannayya@users.noreply.github.com>
Tue Jun 08 15:19:39 2021 +0000
committer
dinesha <dineshannayya@users.noreply.github.com>
Tue Jun 08 15:19:39 2021 +0000
tree
8350df5130009a55482f6df54b3c565149f67295
parent
3db503544fb07642eca32e063509144f25b6bdbd
[
diff
]
digital core added into svn
verilog/rtl/digital_core/filelist_rtl.f
[Added -
diff
]
verilog/rtl/digital_core/run_modelsim
[Added -
diff
]
verilog/rtl/digital_core/src/digital_core.sv
[Added -
diff
]
verilog/rtl/lib/sync_fifo.sv
[
diff
]
verilog/rtl/lib/wb_crossbar.v
[
diff
]
verilog/rtl/sdram_ctrl/src/core/sdrc_core.v
[
diff
]
verilog/rtl/sdram_ctrl/src/top/sdrc_top.v
[
diff
]
verilog/rtl/sdram_ctrl/src/wb2sdrc/wb2sdrc.v
[
diff
]
verilog/rtl/spi_master/src/spim_top.sv
[
diff
]
verilog/rtl/syntacore/scr1/src/top/scr1_dmem_wb.sv
[
diff
]
10 files changed
tree: 8350df5130009a55482f6df54b3c565149f67295
openlane/
verilog/
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.
