Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-002/slot-007/46bd1818e500761a41cb0c51a5ffa5bec2743e02/./verilog/rtl
tree: 59912f1b1242a1adbf5c14ee56f60403e6e7974d
  1. digital_core/
  2. lib/
  3. sdram_ctrl/
  4. spi_master/
  5. syntacore/
  6. uart/
  7. wb_interconnect/
  8. uprj_netlists.v
  9. user_proj_example.v
  10. user_project_wrapper.v