blob: 914cc39e0b544a7e415aab9dfe45057cadc3a2d7 [file] [log] [blame] [view]
# Caravel-QLSOFA-HD
## Highlights
* Opensource 12x12 FPGA designed using OpenFPGA prototyping tool
* Designed with Skywater130nm PDK with HD standard cell library + and **Custom Transmission Gate Cells**
* Base K4 architecture from VPR with **60 vertical and horizontal channels**
* Soft adder implementation
* Designed using commercial PnR tool
## Contribution
**NOTE**
- This repository is created for The eFabless Open MPW shuttle program submission
- The repository is auto-updated. For any commits issues and feature requests, please check [Skywater-OpenFPGA](https://github.com/lnis-uofu/skywater-openfpga)
# Caravel design and CIIC Harness
For caravel related updated refer [efabless/caravel](https://github.com/efabless/caravel/commit/f36f4dd9b5ce735c6a237bcf7d93efe0a5ca44ef)