Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-001/slot-039/79cb9cda6cf0a4fea495a887cc4e3356fee06bfc/./verilog/OpenFPGA_Verilog
tree: 8a326383388c65aa5944629673b84f45317bbe00
  1. lb/
  2. routing/
  3. sub_module/
  4. define_simulation.v
  5. fabric_netlists.v
  6. fpga_core.v
  7. fpga_defines.v
  8. fpga_top.v
  9. InstancesMap.txt
  10. top_include_netlists.v
Powered by Gitiles| Privacy| Termstxt json