Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-001/slot-039/52b2c4f5da4276b848ea09d6437e7675394319c2/./verilog/OpenFPGA_Verilog/lb
tree: b0731b43b71b1af0a2087e01e89bf4902796b0c2
  1. grid_clb.v
  2. logical_tile_clb_mode_clb_.v
  3. logical_tile_clb_mode_default__fle.v
  4. logical_tile_clb_mode_default__fle_mode_physical__fabric.v
  5. logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v
  6. logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v
  7. logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower.v
  8. logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4.v
  9. logical_tile_io_mode_io_.v
  10. logical_tile_io_mode_physical__iopad.v