Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-036 / b4c85d44757989614010fe890513fb39aa379696
commitb4c85d44757989614010fe890513fb39aa379696[log] [tgz]
authorJeff DiCorpo <jeffdi@efabless.com>Tue Jun 29 01:04:31 2021 -0700
committerJeff DiCorpo <jeffdi@efabless.com>Tue Jun 29 01:04:31 2021 -0700
tree4c4b4c1f32ecde40069de6f0fb69c427de5f7b9d
parenteb79cec8336bc05b75681b76ab13ed39e5355a76 [diff]
caravel_fix
1 file changed
tree: 4c4b4c1f32ecde40069de6f0fb69c427de5f7b9d
  1. def/
  2. docs/
  3. gds/
  4. lef/
  5. macros/
  6. mag/
  7. maglef/
  8. ngspice/
  9. OpenFPGA_task/
  10. openlane/
  11. qflow/
  12. scripts/
  13. signoff/
  14. spi/
  15. utils/
  16. verilog/
  17. doc ⇨ docs
  18. info.yaml
  19. LICENSE
  20. Makefile
  21. Makefile.master
  22. manifest
  23. mpw-one-b.md
  24. README.md
  25. source_commit_hash.txt
README.md

Caravel-QLSOFA-HD

Highlights

  • Opensource 12x12 FPGA designed using OpenFPGA prototyping tool
  • Designed with Skywater130nm PDK with HD standard cell library
  • Base K4 architecture from VPR with 60 vertical and horizontal channels
  • Soft adder implementation
  • Designed using commercial PnR tool

Contribution

NOTE

  • This repository is created for The eFabless Open MPW shuttle program submission
  • The repository is auto-updated. For any commits issues and feature requests, please check Skywater-OpenFPGA

Caravel design and CIIC Harness

For caravel related updated refer efabless/caravel