tree: 3083cea602ffb39eb0f19814193f23b1a226871f [path history] [tgz]
  1. .travisCI/
  2. def/
  3. docs/
  4. gds/
  5. lef/
  6. macros/
  7. mag/
  8. maglef/
  9. ngspice/
  10. openlane/
  11. qflow/
  12. scripts/
  13. signoff/
  14. spi/
  15. utils/
  16. verilog/
  17. .travis.yml
  18. info.yaml
  19. LICENSE
  20. Makefile
  21. Makefile.master
  22. manifest
  23. mpw-one-b.md
  24. README.md
README.md

Caravel_N5_SoC

The repo contains the N5 SoC integratin with the Caravel chip. For the SoC related development, refer to N5 SoC

Caravel Integration

Verilog View

The SoC utilizes the caravel IO ports and logic analyzer probes. Refer to user_project_wrapper.v

Caravel-IOChameloen SoCMode
io[13:0]GPIOBi-directional
io[17:14]flashBi-directional
io[18]flash clkOutput
io[19]flash enableOutput
io[20]UART0 RXInput
io[21]UART0 TXOutput
io[22]UART1 RXInput
io[23]UART1 TXOutput
io[24]SPI0 IInput
io[25]SPI0 OOutput
io[26]SPI0 SSnOutput
io[27]SPI0 CLKOutput
io[28]SPI1 IInput
io[29]SPI1 OOutput
io[30]SPI1 SSnOutput
io[31]SPI1 CLKOutput
io[32]I2C0 IOBi-directional
io[33]I2C0 IOBi-directional
io[34]I2C1 IOBi-directional
io[35]I2C1 IOBi-directional
io[36]pwm0Output
io[37]pwm1Output

GDS View