| commit | 7e3e0b97852cc1278f5c87f44c516d2f6f8ca84b | [log] [tgz] |
|---|---|---|
| author | manarabdelaty <manarabdelatty@aucegypt.edu> | Thu Jan 14 12:31:06 2021 +0200 |
| committer | manarabdelaty <manarabdelatty@aucegypt.edu> | Thu Jan 14 12:31:06 2021 +0200 |
| tree | 83ea9a265b7a8e56f1b053724fecf8e8649e3e66 | |
| parent | e3dce558ac4a88e16996f70a63caab11e69c186b [diff] |
Added macros summary
The repo contains the N5 SoC integratin with the Caravel chip. For the SoC related development, refer to N5 SoC
The SoC utilizes the caravel IO ports and logic analyzer probes. Refer to user_project_wrapper.v
| Caravel-IO | Chameloen SoC | Mode |
|---|---|---|
| io[13:0] | GPIO | Bi-directional |
| io[17:14] | flash | Bi-directional |
| io[18] | flash clk | Output |
| io[19] | flash enable | Output |
| io[20] | UART0 RX | Input |
| io[21] | UART0 TX | Output |
| io[22] | UART1 RX | Input |
| io[23] | UART1 TX | Output |
| io[24] | SPI0 I | Input |
| io[25] | SPI0 O | Output |
| io[26] | SPI0 SSn | Output |
| io[27] | SPI0 CLK | Output |
| io[28] | SPI1 I | Input |
| io[29] | SPI1 O | Output |
| io[30] | SPI1 SSn | Output |
| io[31] | SPI1 CLK | Output |
| io[32] | I2C0 IO | Bi-directional |
| io[33] | I2C0 IO | Bi-directional |
| io[34] | I2C1 IO | Bi-directional |
| io[35] | I2C1 IO | Bi-directional |
| io[36] | pwm0 | Output |
| io[37] | pwm1 | Output |